

A 60GHz-BAND LOW NOISE HJFET AMPLIFIER MODULE FOR WIRELESS LAN APPLICATIONS

K. Maruhashi, M. Funabashi, T. Inoue, M. Madihian* and M. Kuzuhara

NEC Corporation

Kansai Electronics Res. Lab., 2-9-1, Seiran, Otsu, Shiga 520 Japan

*C&C Res. Labs., 4-1-1, Miyazaki, Miyamae-ku, Kawasaki 216 Japan

Abstract

A 60GHz-band low noise amplifier(LNA) module has been developed based on 0.15 μ m AlGaAs/InGaAs heterojunction FET(HJFET) technologies. A two-stage MMIC amplifier was designed and fabricated, which exhibited a noise figure less than 3dB with a gain higher than 10dB over 59.5 to 61.5GHz range. For the module fabrication, two MMIC chips were mounted in a WR-15 waveguide housing. The four-stage amplifier module demonstrated a noise figure of 4dB and a gain higher than 24dB from 59 to 60GHz. To our knowledge, this is the best reported noise figure including a microstrip-to-waveguide transition loss, using GaAs-based MMICs operating at this frequency range. The measured output power for the module at 1dB gain compression point was 4dBm. Temperature test from -20 to 70°C revealed very small noise figure and gain variations of 0.35dB and 0.62dB, respectively.

I Introduction

Increasing demand for millimeter-wave wireless communications systems has stimulated realization of low-cost small-size low-noise RX modules. In Japan, 59-60GHz band has been allocated for experimental systems by the Ministry of Post and Telecommunications. To date, several applications such as wireless LANs, cordless cameras and automotive radars[1] have been proposed at 59-60GHz band. Needless to say, an MMIC LNA is a key element in RX modules.

Recently reported GaAs-based MMICs operating at 60GHz-band include a two-stage LNA with a noise figure of 3.5dB at 58GHz[2] and a four-stage LNA with a noise figure less than 3.3dB from 58 to 62GHz[3]. An LNA module having a waveguide interface is also important for assembling millimeter-wave systems. However, there have been

few reports on GaAs-based MMIC amplifier modules with waveguide interfaces, one of which is an LNA module with a noise figure of 5dB at around 60GHz[4].

This paper describes design approach and performance of a 60GHz-band two-stage monolithic LNA, which exhibited a noise figure less than 3.0dB with a gain higher than 10dB from 59.5 to 61.5GHz. A four-stage amplifier module comprising two MMICs demonstrated a noise figure of 4dB with a high gain of 24dB from 59 to 60GHz at a waveguide interface. Moreover, ambient temperature dependence of the module noise behavior has been investigated, which will be presented here.

II Circuit Design

Gate width optimization of an FET is important to obtain the best noise performance because of its parasitic effect. Especially for millimeter-wave amplifier design, parasitic capacitances of the FET should be carefully evaluated[5][6]. Based on a quantitative analysis of a scalable noise model, we have pointed out that there exists an optimum gate width (or unit finger length) considering the parasitic gate-to-drain capacitance and gate resistance[7].

An equivalent noise model for the HJFET employed in this work is shown in Fig. 1. Pospieszalski noise model[8] is used with $T_g=300K$ and $T_d=2500K$ for a drain bias voltage(V_d) and current(I_d) of 2V and 75mA/mm. The gate resistance(R_g) is proportional to the gate width, and thus, noise induced by the gate resistance reduces when the gate width is decreased, assuming the number of fingers is unchanged. The parasitic gate-to-drain capacitance(C_{pf}), which degrades gain, was treated as a constant value with respect to the gate width. In our 0.15 μ m HJFET with two gate fingers, R_g is 17 Ω /mm and C_{pf} is 2.3fF. Parasitic source inductance also acts as a feedback element like C_{pf} , but was

found to be negligible in the analysis. Intrinsic circuit parameters, and source and drain resistances are scalable with respect to the gate width.




Fig. 1. Equivalent noise model for the HJFET.

Calculated minimum noise figure and associated gain at 60GHz with respect to the gate width are plotted in Fig. 2. When the gate width is increased, the minimum noise figure and gain slightly degrade due to the gate resistance increment. When the gate width is decreased to less than $30\mu\text{m}$, the associated gain decreases rapidly due to constant Cpf. In view of achieving a high gain and a low noise figure, a gate width of $50\mu\text{m}$ has been selected for the circuit.




Fig. 2. Calculated gate width dependence of minimum noise figure and associated gain for the HJFET.

A circuit topology for the two-stage amplifier is represented in Fig. 3. To ensure stable operation, an interstage matching circuit with a direct impedance transformation between two stages was incorporated. RC bias networks were also designed to improve low frequency ($< 30\text{GHz}$) stability. The optimization criterion for the overall two-stage amplifier

was a stability factor $K > 1$ for in-band and a sufficiently high value of $K > 10$ for out-of-band frequencies.




Fig. 3. Circuit topology for the two-stage MMIC LNA.

III MMIC Process and Device Characteristics

The epitaxial layer structure for an HJFET consists of an AlGaAs buffer, a 13nm undoped $\text{In}_{0.2}\text{Ga}_{0.8}\text{As}$ channel, a 33nm $\text{Al}_{0.2}\text{Ga}_{0.8}\text{As}$ layer with $5 \times 10^{12}\text{cm}^{-2}$ Si-planar doping and an 80nm $3 \times 10^{18}\text{cm}^{-3}$ n⁺-GaAs cap layer.

In FET fabrication, mesa-isolation, conventional photolithography, electron beam evaporation and lift-off techniques have been employed. Details have been reported elsewhere[9][10]. A Metal-Insulator-Metal(MIM) structure with SiN film as a dielectric layer was applied for fabricating both dc blocking and bypass capacitors. N⁺ bulk resistors were used in the bias networks.

The HJFET has a T-shaped gate cross section with $0.15\mu\text{m}$ length. The device exhibited a typical transconductance of 510mS/mm and an f_T of 96GHz at $V_d=2\text{V}$ with a reverse gate-drain breakdown voltage of 10V. The measured minimum noise figure for the device was 0.4dB at 12GHz with an associated gain of 13dB.

IV MMIC and Module Performance

A chip photograph for the fabricated two-stage MMIC LNA is shown in Fig. 4. The chip size is $2.22\text{mm} \times 1.07\text{mm}$. The thickness for the chip is $40\mu\text{m}$. The noise figure and gain measured by on-wafer RF probes are plotted in Fig. 5. The LNA exhibited a noise figure less than 3.0dB with a gain higher than 10dB from 59.5 to 61.5GHz at a designed bias of $V_{d1}=V_{d2}=2\text{V}$ and $I_{d1}=I_{d2}=3.8\text{mA}$. At 60GHz, a noise figure of 2.8dB with a gain of 12.7dB was obtained.




Fig. 4. Chip photograph for the fabricated two-stage MMIC LNA.




Fig. 5. Measured and simulated noise figure and gain of the two-stage MMIC LNA.

For the module, two identical MMIC chips, two 150 μ m-thick alumina substrates for microstrip-to-waveguide transition and bypass capacitors were mounted in a WR-15 waveguide housing. They were connected with wire bonding directly as shown in Fig. 6. No adjustment was made both on the MMIC chips and substrates. The insertion loss of this housing with end-to-end through connection was about 1.7dB.




Fig. 6. Schematic view for MMIC chips and alumina substrates on a metal carrier.

The measured noise figure and gain of the fabricated four-stage amplifier module are shown in Fig. 7. The amplifier module demonstrated 4dB noise figure with over

20dB gain from 59 to 60GHz at a designed bias condition ($V_{d1,2}=V_{d3,4}=2V$ and $I_d=3.8mA/stage$). The input and output return losses were better than -7dB and -10dB, respectively. When the 3rd and 4th stage drain currents were increased to 7.5mA, the gain increased to over 24dB at the same frequency range while the noise figure was kept to be 4dB. Total dc power consumption was 45mW.




Fig. 7. Measured noise figure and gain of the four-stage LNA module. Solid lines represent data at a bias for high gain operation. Dashed lines represent data at a design bias condition.

The measured output power at 1dB gain compression point for the developed module was 4dBm at 59.5GHz. Noise figure and gain shifts as a function of the ambient temperature are depicted in Fig. 8. From -20 to 70°C, the noise figure and gain variations were reasonable values of 0.35dB and 0.62dB, respectively. In addition, no oscillation was observed at all bias and temperature conditions.




Fig. 8. Measured noise figure and gain versus ambient temperature of the module.

V Conclusions

Design approach and performance for a 60GHz-band low noise amplifier based on $0.15\mu\text{m}$ AlGaAs/InGaAs heterojunction FET technologies were described. The two-stage MMIC LNA exhibited a noise figure less than 3dB with a gain higher than 10dB over 59.5 to 61.5GHz range. The four-stage amplifier module having a waveguide interface demonstrated a noise figure of 4dB and a gain higher than 24dB from 59 to 60GHz. To our knowledge, this noise figure including a microstrip-to-waveguide transition loss is a new state-of-the-art value among GaAs-based MMICs at this frequency range. The output power at 1dB gain compression point was 4dBm. Temperature test from -20 to 70°C revealed that noise figure and gain variations were small, i.e., 0.35dB and 0.62dB, respectively. These results show great promise of the developed LNA module for 60GHz-band communications systems such as wireless LANs.

Acknowledgements

The authors wish to thank K. Onda and K. Ohata for their useful discussions; H. Nagai and I. Izumi of NEC Engineering Ltd. for providing a waveguide housing. Support from S. Hasegawa, M. Ogawa and H. Abe is appreciated.

References

- [1] Y. Takimoto, "Recent Activities on Millimeter Wave Indoor LAN System Development in Japan (invited)," 1995 IEEE MTT-S Digest, pp.405, May, 1995.
- [2] G. M. Metze, J. F. Bass, A. B. Cornfeld, J. L. Singer, H. Hung, H. Huang and K. P. Pande, "High-Gain, V-Band, Low-Noise MMIC Amplifiers Using Pseudomorphic MODFET's," IEEE EDL., vol.11, No.1, pp.24, Jan, 1990.
- [3] T. Saito, N. Hidaka K. Ono, Y. Ohashi and T. Shimura, "60-GHz, MMIC Image-Rejection Downconverter Using InGaP/InGaAs HEMT" 1995 IEEE GaAs IC Symp. Digest, pp. 222, Oct., 1995.
- [4] M. Aust, J. Yonaki, K. Nakano, J. Berenz, G. S. Dow and L. C. T. Liu, "A Family of InGaAs/AlGaAs V-Band Monolithic HEMT LNA's" 1989 IEEE GaAs IC Symp. Digest, pp. 95, Oct., 1989.
- [5] R. Anholt and S. Swirhun, "The Measurement and Analysis of GaAs MESFET Parasitic Capacitances," IEEE MTT., Vol.39, No.7, pp. 1243, July, 1991.
- [6] M. Schlechtweg, W. Reinert, P. J. Tasker, R. Bosch, J. Braunstein, A. Hülsmann and K. Köhler, "Design and Characterization of High Performance 60 GHz Pseudomorphic MODFET LNAs in CPW-Technology Based on Accurate S-Parameter and Noise Models," 1992 IEEE MMWMCs, Digest, pp.29, June, 1992.
- [7] K. Maruhashi, Y. Ando, K. Onda and M. Kuzuhara, "Determination of Optimum Gate Width for Millimeter-Wave Low-Noise Amplifiers," 1994 Asia-Pacific Microwave Conference, Vol.1, pp.152, Dec., 1994.
- [8] M. W. Pospieszalski, "Modeling of Noise Parameters of MESFET's and MODFET's and Their Frequency and Temperature Dependence," IEEE MTT., Vol.37, No.9, pp.1340, Sep., 1989.
- [9] N. Samoto, Y. Makino, K. Onda, E. Mizuki, and T. Itoh, "A Novel Electron-Beam Exposure Technique for $0.1\mu\text{m}$ T-shaped Gate Fabrication," J. Vac. Sci. Technol., No. B8(6), pp.1335, Nov./Dec. 1990.
- [10] Y. Nashimoto, S. Ichikawa, N. Samoto, K. Onda, M. Kuzuhara, and K. Arai, "Super-Low Noise Heterojunction Field-Effect Transistors (HJFETs) with $0.2\mu\text{m}$ T-Shaped 8 Gate Fingers," NEC RESEARCH & DEVELOPMENT, Vol.33, No.3, pp.268, July 1992.